Μετάφας Δημήτριος

 dmetafas

             

 Γραφείο:  ΖΒ201, Κτήριο Z, Παν/πολη Αρχαίου Ελαιώνα

 Τηλ. Γραφείου: +30 210 538-1756

 Εργαστήριο: 

 Τηλ. Εργαστηρίου: 

 Fax: 

 E-mail: Αυτή η διεύθυνση ηλεκτρονικού ταχυδρομείου προστατεύεται από τους αυτοματισμούς αποστολέων ανεπιθύμητων μηνυμάτων. Χρειάζεται να ενεργοποιήσετε τη JavaScript για να μπορέσετε να τη δείτε.

 Ιστοσελίδα:
 Google Scholar: https://scholar.google.com/citations?user=2cJinrgAAAAJ&hl=en

 Ώρες συνεργασίας με φοιτητές: Δευτέρα 14:00 - 16:00

 

Γνωστικό Αντικείμενο (ΦΕΚ): ΣΥΝ-ΣΧΕΔΙΑΣΜΟΣ ΚΑΙ ΑΝΑΠΤΥΞΗ ΥΛΙΚΟΥ ΚΑΙ ΛΟΓΙΣΜΙΚΟΥ ΗΛΕΚΤΡΟΝΙΚΩΝ ΣΥΣΤΗΜΑΤΩΝ ΔΙΚΤΥΩΝ ΔΕΔΟΜΕΝΩΝ

________________________________________________________________________________________________________________________________________

Σπουδές

 Διδακτορικό Δίπλωμα

            Πανεπιστήμιο Πατρών, Τμήμα Ηλεκτρολόγων Μηχανικών, 1993.

            Θέμα διατριβής: "Σχεδιασμός Επεξεργαστών Ψηφιακών Σημάτων για Υπολογιστικά Συστήματα Πραγματικού Χρόνου".

Δίπλωμα Ηλεκτρολόγου Μηχανικού

            Πανεπιστήμιο Πατρών, Τμήμα Ηλεκτρολόγων Μηχανικών, 1987.

________________________________________________________________________________________________________________________________________

Ερευνητικά Ενδιαφέροντα

  • Real-Time Software development,
  • System-On-a-Chip design, DSP architectures,
  • Hardware/Software co-development methodologies,
  • Design Frameworks for Computer Games,
  • Artificial Intelligence,
  • Machine-Learning.

________________________________________________________________________________________________________________________________________

Αντιπροσωπευτικές Δημοσιεύσεις

 

J1. O. Koufopavlou, D. E. Metafas, and C. E. Goutis "Architectures and VLSI module generator for expressing digital signals in decibels," International Journal of Electronics, Vol. 71, No. 2, pp. 297-307, 1991.

J2. D. E. Metafas and C. E. Goutis "A DSP processor with a powerful set of elementary arithmetic operations based on CORDIC and CCM algorithms," Journal of Microprocessing and Microprogramming, No. 30, pp. 51-58, 1990.

J3. D. E. Metafas, S. S. Nikolaidis, and C. E. Goutis "Real-time Cepstrum computation based on an advanced CORDIC processor", Journal of Microprocessing and Microprogramming., No. 37, pp. 57-60, 1993

J4. D. E. Metafas and C. E. Goutis "A floating-point advanced CORDIC processor," Journal of VLSI and Signal Processing (Elsevier), 10 (1995), pp. 53-65, 1995.

J5. D. E. Metafas, E. Mariatos, S. S. Nikolaidis, and C. E. Goutis "Implementation of Given's Rotation processors for DSP real-time applications," Journal of Microprocessing and Microprogramming, No. 38, pp. 351-357, 1993.

J6. S. L. Horianopoulos, D. E. Metafas, C. E. Goutis, and T. Deliyannis "A VLSI Synthesis Tool for complementary output delta modulation FIR filters," Journal of Microprocessing and Microprogramming, No. 34, pp. 139-142, 1992.

J7. G. P. Economou, S. S. Nikolaidis, D. E. Metafas, and C. E. Goutis "Development of a Technology Independent Library for ASIC design," Journal of Microprocessing and Microprogramming, No. 39, pp.241-244, 1993.

J8. L. Bisdounis, D. E. Metafas, A. M. Maras, C. Mavridis "VLSI Implementation of Digit-Serial Arithmetic Modules," Journal of Microprocessing and Microprogramming, No. 39, pp. 251-254, 1993.

J9. H. C. Karathanasis, C. N. Dre, D. E. Metafas and S. V. Blionas "Designing a DSP for DECT and GSM/DCS1800 baseband processing," Real Time magazine, 96/3, pp. 22-31, 1996.

J10. C. Drosos, M. Zayadine and D. Metafas, "Embedded real-time communication protocol development using SDL for ARM microprocessor," Dedicated Systems Magazine, Jan. 2001.

J11. S. Blionas, K. Masselos, C. Dre, C. Drosos, F. Ieromnimon, D. Metafas, T. Pagonis,  A. Pneymatikakis, A. Tatsaki, T. Trimis, A. Vontzalidis “Prototyping of a 5 GHz WLAN Reconfigurable System-on-Chip,” IEICE Trans. Inf. & Syst., Vol.E86-D, No. 5 May 2003, pp. 901-909.

J12. L. Bisdounis, C. Dre, S. Blionas, D. Metafas, A. Tatsaki, F. Ieromnimon, E. Macii, Ph. Rouser, R. Zafalon and L. Benini, "Low-Power system-on-chip architecture for Wireless LANs," IEE Proc. Computers and Digital Techniques, vol. 151, no. 1, pp. 2-15, Jan. 2004.

J13. C. Drosos, D. Metafas, S. Blionas, and G. Papadopoulos, "Rapid prototyping of a wireless LAN implementation using a UML-based system design methodology," IEICE Trans. Inf. & Syst., Vol. E87-D, No.8, Aug. 2004, pp. 2058-2069.

J14. C. Drosos, L. Bisdounis, D. Metafas, S. Blionas, A. Tatsaki, G. Papadopoulos, “Hardware-software design and validation framework for wireless LAN modems,” IEE Proceedings Computers and Digital Techniques, vol. 151, no. 3, pp. 173-182, May 2004.

J15. C. Drosos, C. Dre, D. Metafas, D. Soudris, S. Blionas, “The low power analogue and digital baseband processing parts of a novel multimode DECT/GSM/DCS1800 terminal,” Microelectronics Journal (Elsevier), Vol. 35, Issue 7, pp. 609–620, July 2004.

Β1. H. C. Karathanasis, C. N. Dre, D. E. Metafas and S. V. Blionas "On the design of a Baseband Processor for DECT and GSM/DCS1800," Embedded Microprocessor Systems (Book), pp. 453-462, IOS Press, 1996.

C1. D. E. Metafas and C. E. Goutis "A floating point pipeline CORDIC processor with extended operation set," Proc. of IEEE International Symposium on Circuits and Systems (ISCAS) 1991, pp. 3066-3069, 1991.

C2. D. E. Metafas, G. Krikis, and C. E. Goutis "VLSI design of an 8-bit fixed-point CORDIC processor with extended operation set," Proc. of EUROASIC Conference 1991, pp. 158-161, 1991.

C3. D. Soudris, M. Birbas, O. Koufopavlou, D. Metafas, S. Nikolaidis, C. Goutis, and S. Theodoridis "All-digital spectrum analyser based on a parallel algorithm," Proc. MELECON Conference 1991, pp. 408-411, 1991.

C4. S. L. Horianopoulos, D. E. Metafas, C. E. Goutis, and T. Deliyannis "A Delta modulation FIR filter High Level Synthesis Tool," Proc. of Fourth ISMM International Conference on Parallel and Distributed Computing and Systems (PDCS) 1991, pp. 95-99, 1991.

C5. S. S. Nikolaidis, D. E. Metafas, and C. E. Goutis "CORDIC based pipeline architecture of all-pass filters," Proc. of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1917-1920, 1993.

C6. E. P. Mariatos, D. E. Metafas, J. A. Hallas and C. E. Goutis "A fast DCT processor based on special purpose CORDIC rotators," Proc. of IEEE International Symposium on Circuits and Systems (ISCAS) 1994, pp. 271-274, 1994.

C7. D. E. Metafas, H. C. Karathanasis and S. V. Blionas "Industrial approach in design methodologies for mobile communications systems," Proceedings 7th IEEE Int. Workshop on Rapid System Prototyping, pp. 122-126, 1996.

C8. F. Ieromnimon, C. Dre, D. Metafas, C. Drosos, V. Koratzinos, A. Alexopoulou, S. Blionas, "On the Integration of Diverse Testing Strategies in a Low-Power Processor," Design, Automation and Test in Europe Conference 2000, (DATE 2000), Paris, France, March 2000.

C9. C. Drosos, M. Zayadine and D. Metafas, "Real-Time Communication Protocol Development Using SDL for an Embedded System On Chip Based on ARM Microcontroller," Proc. 13th Euromicro Conference on Real-Time Systems, pp. 89-94, Delft, Netherlands, June 2001.

C10. C. Drosos, C. Dre, D. Metafas, D. Soudris and S. Blionas, "The Low Power Baseband Processing Parts of a Novel Dual Mode Dect/Gsm Terminal," 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2001), Malta, September 2001.

C11. S. Blionas, K. Masselos, C. Dre, C. Drosos, F. Ieromnimon, T. Pagonis, A. Pneymatikakis, A. Tatsaki, T. Trimis, A. Vontzalidis and D. Metafas "A HIPERLAN/2 - IEEE 802.11a Reconfigurable System-on-Chip," 2002 International Conference on Field Programmable Logic and Applications, (Montpellier, France), Lecture Notes on Computer Science 2438, Springer-Verlag, Berlin Heidelberg, pp. 1080-1083, September 2002.

C12. S. Blionas, K. Masselos, C. Dre, F. Ieromnimon, T. Pagonis, A. Pneymatikakis, A. Tatsaki, T. Trimis, A. Vontzalidis and D. Metafas, "Design Story: A Hiperlan2/IEEE802.11x Reconfigurable SoC for indoor WLANs and outdoor wireless links. A pilot project for the future generation configurable wireless communications products," Workshop on Heterogeneous Reconfigurable Systems on Chip, Chances, Application, Trends, April 2002.

C13. C. Drosos, L. Bisdounis, D. Metafas, S. Blionas, A. Tatsaki, “A Multi-Level Validation Methodology for Wireless Network Applications,” Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation (Book, proceedings of 14th international workshop on Power and Timing Optimization and Simulation, PATMOS 2004), pp. 332–341, Springer, 2004

C14. C. Drosos, D. Metafas and G. Papadopoulos, “A UML-Based Methodology for the System Design of a Wireless LAN Prototype,” 7th IEEE International Symposium on Object-oriented Real-time distributed Computing (ISORC 2004), pp. 45-51, May 2004.

C15. V. Menkovski, D. Metafas, “AI Model for Computer games based on CBR and AI planning,” 3rd International Conf. on Digital Interactive Media in Entertainment and Arts (DIMEA 2008), pp. 295-302, Sep. 2008.

C16. Th. Karachristos, D. Apostolatos, D. Metafas,  “A Real-Time Streaming Games-on-Demand System,” 3rd International Conf. on Digital Interactive Media in Entertainment and Arts (DIMEA 2008), pp. 51-56, Sep. 2008.

C17. V. Choleva, L. Koutsikos, S. Zourelidis, V. Filis, D. Metafas, C. Patrikakis “Safer Internet: Enhancing Good Practices on the Internet through Games Based Learning for Greek Elementary School Students”, 7th European Conference on Games Based Learning ECGBL 2013, Oct. 2013 Porto, Portugal.

C18. S.S. Nikolaidis, D.E. Metafas  “CORDIC versus conventional logic for realisation of normalised lattice all-pass filters”, IEEE Conf. on Electronics, Circuits, and Systems, 1996. ICECS'96, pp. 538-541, Oct. 1996

C19. A. Politi, D. Metafas “Mobile assisted learning: designing Class Project Assistant, a research-based educational app for project based learning”, IEEE Global Engineering Education Conference EDUCON 2017, April 2017

C20. A. Marinis, D. Metafas “A digital educational game for mathematics in primary school: development, use and evaluation”, 10th annual International Conference of Education, Research and Innovation ICERI 2017, Nov 2017

C21. George Angelopoulos, Dimitris Metafas  “Q Learning applied on the Board Game Dominion”, PCI2020 conference, 2020

C22. George Angelopoulos, Dimitris Metafas  “Forced ε-Greedy, an Expansion to the ε-Greedy Action Selection Method” Novelties in Intelligent Digital Systems (NiDS) 2021, Oct. 2021

________________________________________________________________________________________________________________________________________

Προπτυχιακά μαθήματα

________________________________________________________________________________________________________________________________________

Μεταπτυχιακά μαθήματα

«Συστήματα ηλεκτρονικής μάθησης και τεχνολογίες τηλε-εκπαίδευσης»

«Εισαγωγή στις σύγχρονες τεχνικές και πλατφόρμες προγραμματισμού».

________________________________________________________________________________________________________________________________________

Βιογραφικό Σημείωμα

pdf

el_menu